PATENT SZS&Z Ref. No.: IO031104PUS Atty. Dkt. No. INFN/SZ0043

## **REMARKS**

This is intended as a full and complete response to the Office Action dated May 2, 2005, having a shortened statutory period for response set to expire on August 2, 2005.

Claims 1-24 are pending in the application and remain pending following entry of this response. Claims 2, 10 and 21 have been amended. Applicant submits that the amendment does not introduce new matter. Please reconsider the claims pending in the application for reasons discussed below.

## Claim Rejections - 35 USC § 102

Claims 1-4, 6, 10, 13-18 and 21-23 are rejected under 35 U.S.C. 102(e) as being anticipated by *Lehmann* (US 6,798,272). Applicant respectfully traverses this rejection as follows.

"A claim is anticipated only if each and every element as set forth in the claim is found, either expressly or inherently described, in a single prior art reference." *Verdegaal Bros. v. Union Oil Co. of California*, 814 F.2d 628, 631, 2 USPQ2d 1051, 1053 (Fed. Cir. 1987). "The identical invention must be shown in as complete detail as is contained in the ... claim." *Richardson v. Suzuki Motor Co.*, 868 F.2d 1226, 1236, 9 USPQ2d 1913, 1920 (Fed. Cir. 1989). The elements must be arranged as required by the claim. *In re Bond*, 910 F.2d 831, 15 USPQ2d 1566 (Fed. Cir. 1990).

In this case, Lehmann does not disclose "each and every element as set forth in the claim". For example, with respect to independent claim 1, Lehmann does not disclose a shift register circuit, which comprises a plurality of stages, wherein each stage of the shift register circuit comprises a data latch circuit for storing a bit of data, and a pointer latch circuit for storing a bit of pointer information, as claimed. The claimed shift register circuit comprises transfer circuitry for serially transferring bits of data presented at the data input to be stored in the data latch circuits through the plurality of stages, during a first mode of operation, and pointer advance circuitry for serially transferring one or more bits of pointer information forming a pointer through the plurality of stages, during a second mode of operation, without disturbing (e.g.,

Page 7

PATENT SZS&Z Ref. No.: IO031104PUS Atty. Dkt. No. INFN/SZ0043

overwriting) bits of data stored in the data latch circuits. By providing the transfer path between the pointer latch circuit, the pointer bits may be transferred (advancing the pointer) without disturbing (e.g., overwriting) the data bits stored in the data latch circuits, thus eliminating the need to transfer the data bits to external latch circuits (as required in the sequential fuse latch device disclosed in *Lehmann*).

In contrast, *Lehmann* teaches fuse latches 200 that have separate input signals 201, which control a precharge operation, and separate input signals 202, which control a read operation. The signals 201 and 202 are not shared between all fuse latches 200 but instead are generated by another group of latches 214. The fuse latches 200 are arranged externally to a shift register circuit formed by the group of latches 214. Therefore, the input signal 201, which controls the precharge operation, and the input signal 202, which controls the read operation, have to be transferred from the shift register (latches 214), to the external latch circuits (fuse latches 200).

Therefore, Lehmann does not teach the subject matter suggested by the Examiner regarding claim 1 and similarly regarding independent claims 10, 16, and 21. Accordingly, Applicant believes these claims, as well as their dependents, are in condition for allowance, and withdrawal of this rejection is respectfully requested.

## Allowable Subject Matter

Claims 5, 7-9, 11, 12, 14, 15, 19, 20 and 24 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

For reasons described above, however, Applicant believes the base claims from which these claims depend are allowable. Accordingly, Applicant submits these claims are also allowable and request withdrawal of this objection.

PATENT SZS&Z Ref. No. : IO031104PUS Atty. Dkt. No. INFN/8Z0043

## Conclusion

Having addressed all issues set out in the office action, Applicant respectfully submits that the claims are in condition for allowance and respectfully requests that the claims be allowed.

Respectfully submitted,

Randol W. Read

Registration No. 43,876

MOSER, PATTERSON & SHERIDAN, L.L.P.

3040 Post Oak Blvd. Suite 1500

Houston, TX 77056

Telephone: (713) 623-4844 Facsimile: (713) 623-4846

Attorney for Applicant